Itanium Architecture for Programmers:Understanding 64-Bit Processors and EPIC Principles
This book is both a professional reference and a textbook based on a new 64-bit Explicitly Parallel Instruction Computing (EPIC) architectural design, the Itanium processor developed by Intel in partnership with Hewlett-Packard. The Itanium processor represents a thoroughly new design, supports open-source as well as proprietary 64-bit operating systems, and has been selected by several companies as the successor to their present RISC processors.
Table of Contents
|(NOTE: Each chapter concludes with Summary, References, and Exercises.)
List of Figures.
List of Tables.
1. Architecture and Implementation.
Analogy: Piano Architecture. Types of Computer Languages. Why Study Assembly Language? Prefixes for Binary Multiples. Instruction Set Architectures. The Life Cycle of Computer Architectures. SQUARES: A First Programming Example. Review of Number Systems.
2. Computer Structures and Data Representations.
Computer Structures. Instruction Execution. Classes of Instruction Set Architectures. Migration to 64-Bit Architectures. Itanium Information Units and Data Types.
3. The Program Assembler and Debugger.
Programming Environments. Program Development Steps. Comparing Variants of a Source File. Assembler Statement Types. The Functions of a Symbolic Assembler. The Assembly Process. The Linking Process. The Program Debugger. Conventions for Writing Programs.
4. Itanium Instruction Formats and Addressing.
Overview of Itanium Instruction Formats. Integer Arithmetic Instructions. Bit Encoding for Itanium Instructions. HEXNUM: Using Arithmetic Instructions. Data Access Instructions. Other ALU Instructions. DOTPROD: Using Data Access Instructions. Itanium Addressing Modes. Addressing in Other Architectures.
5. Comparison, Branches, and Predication.
Hardware Basis for Control of Flow. Integer Compare Instructions. Program Branching. DOTLOOP: Using a Counted Loop. Stops, Instruction Groups, and Performance. DOTCLOOP: Using the Loop Count Register. Other Structured Programming Constructs. MAXIMUM: Using Conditional Instructions.
6. Logical Operations, Bit-Shifts, and Bytes.
Logical Functions. HEXNUM2: Using Logical Masks. Bit and Field Operations. SCANTEXT: Processing Bytes. Integer Multiplication and Division. DECNUM: Converting an Integer to Decimal Format. Using C for ASCII Input and Output. BACKWARD: Using Byte Manipulations.
7. Subroutines, Procedures, and Functions.
Memory Stacks. DECNUM2: Using Stack Operations. Register Stacks. Program Segmentation. Calling Conventions. DECNUM3 and BOOTH: Making a Function. Integer Quotients and Remainders. RANDOM: A Callable Function.
8. Floating-Point Operations.
Parallels Between Integer and Floating-Point Instructions. Representations of Floating-Point Values. Copying Floating-Point Data. Floating-Point Arithmetic Instructions. HORNER: Evaluating a Polynomial. Predication Based on Floating-Point Values. Integer Operations in Floating-Point Execution Units. Approximations for Reciprocals and Square Roots. APPROXPI: Using Floating-Point Instructions.
9. Input and Output of Text.
File Systems. Keyboard and Display I/O. SCANTERM: Using C Standard I/O. SORTSTR: Sorting Strings. Text File I/O. SCANFILE: Input and Output with Files. SORTINT: Sorting Integers from a File. Binary Files.
10. Performance Considerations.
Processor-Level Parallelism. Instruction-Level Parallelism. Explicit Parallelism in the Itanium Processors. Software-Pipelined Loops. Modulo Scheduling a Loop. Program Optimization Factors. Fibonacci Numbers.
11. Looking at Output from Compilers.
Compilers for RISC-like Systems. Compiling a Simple Program. Optimizing a Simple Program. Inline Optimizations. Profile-Guided or Other Optimizations. Debugging Optimized Programs. Recursion for Fibonacci Numbers Revisited.
12. Parallel Operations.
Classification of Computing Systems. Integer Parallel Operations. Applications to Integer Multiplication. Opportunities and Challenges. Floating-Point Parallel Operations. Semaphore Support for Parallel Processes.
13. Variations among Implementations.
Why Implementations Change. How Implementations Change. The Original Itanium Processor. A Major Role for Software. IA-32 Instruction Set Mode. Determining Extensions and Implementation Version.
Appendix A: Command-Line Environments.
Appendix B: Suggested System Resources.
System Hardware. SystemSoftware. Desktop Client Access Software. References.
Appendix C: Itanium Instruction Set.
C-1Instructions Listed by Function. C-2Instructions Listed by Assembler Opcode. References.
Appendix D: Itanium Registers and Their Uses.
Instruction Pointer. General Registers and NaT Bits. Predicate Registers. Branch Registers. Floating-Point Registers. Application Registers. State Management Registers. System Information Registers. System Control Registers. References.
Appendix E: Conditional Assembly and Macros (GCC Assembler).
Interference from Explicit Stops. Repeat Blocks. Conditional Assembly. Macro Processing. Using Labels with Macros. Recursive Macros. Object File Sections. MONEY: A Macro Illustrating Sections. Summary. References. Exercises.
Appendix F: Inline Assembly.
HP-UX C Compilers. GCC Compiler for Linux. Intel Compilers for Linux. References.
Answers and Hints for Selected Exercises.
About the Authors.
Understand the full power of 64-bit Itanium EPIC processors
- Step-by-step guide to assembly language for the 64-bit Itanium processors, with extensive examples
- Details of Explicitly Parallel Instruction Computing (EPIC): Instruction set, addressing, register stack engine, predication, I/O, procedure calls, floating-point operations, and more
- Learn how to comprehend and optimize open source, Intel, and HP-UX compiler output
Itanium® Architecture for Programmers is a comprehensive introduction to the breakthrough capabilities of the new 64-bit Itanium architecture. Using standard command-line tools and extensive examples, the authors illuminate the Itanium design within the broader context of contemporary computer architecture via a step-by-step investigation of Itanium assembly language. Coverage includes:
- The potential of Explicitly Parallel Instruction Computing (EPIC)
- Itanium instruction formats and addressing modes
- Innovations such as the register stack engine (RSE) and extensive predication
- Procedure calls and procedure-calling mechanisms
- Floating-point operations
- I/O techniques, from simple debugging to the use of files
- Optimization of output from open source, Intel, and HP-UX compilers
An essential resource for both computing professionals and students of architecture or assembly language, Itanium Architecture for Programmers includes extensive printed and Web-based references, plus many numeric, essay, and programming exercises for each chapter.
JAMES S. EVANS is Professor of Computer Science and Chemistry and Director of Information Technology Planning at Lawrence University, Appleton, WI, where he teaches courses in computer architecture, hardware organization, and operating systems. He is also lead author of Alpha RISC Architecture for Programmers (Prentice Hall PTR). He holds a Ph.D. from Princeton University.
GREGORY L. TRIMPER is Principal of viika, a consultancy specializing in portable technology and field computing, software design and implementation, and project management. He holds a B.A. from Lawrence University and pursues further studies at the University of Wisconsin-Madison.