|Digital Design, Global Edition||
Digital Design, Global Edition
|109.30||approx. 7-9 days|
For introductory courses on digital design in an Electrical Engineering, Computer Engineering, or Computer Science department.
A clear and accessible approach to teaching the basic tools, concepts, and applications of digital design.
A modern update to a classic, authoritative text, Digital Design, 6th Edition teaches the fundamental concepts of digital design in a clear, accessible manner. The text presents the basic tools for the design of digital circuits and provides procedures suitable for a variety of digital applications. Like the previous editions, this edition of Digital Design supports a multimodal approach to learning, with a focus on digital design, regardless of language. Recognizing that three public-domain languages–Verilog, VHDL, and SystemVerilog–all play a role in design flows for today’s digital devices, the 6th Edition offers parallel tracks of presentation of multiple languages, but allows concentration on a single, chosen language.
About the Book
An introduction to digital design, intended for a broad audience embracing students of computer science, computer engineering, and electrical engineering.
· The focus of the text reflects the content of a foundation course in digital design and the mainstream technology of today's digital systems: CMOS circuits. The intended audience is broad, embracing students of computer science, computer engineering, and electrical engineering. The key elements include Boolean logic, logic gates used by designers, synchronous finite state machines, and datapath controller design—all from a perspective of designing digital systems.
· Hardware description languages (HDLs), which today’s designers rely heavily on, are given significant attention, and the text presents a clear development of a design methodology using Verilog and VHDL.
· A multimodal approach to learning follows the VARK characterization of learning modalities, identifying the four major modes by which humans learn: (V) visual, (A) aural, (R) reading, and (K) kinesthetic.
· The sequence of topics is designed to accommodate courses that adhere to traditional, manual-based treatments of digital design, courses that treat design using an HDL, and courses that are in transition between or blend the two approaches.
· Classroom-ready resources are available on the Companion Website: http://www.pearsonhighered.com/engineering-resources
· Web Search Topics at the end of each chapter point students to additional subject matter available on the web.
Equal level of treatment for both languages, Verilog and VHDL, with an optional introduction to SystemVerilog
· NEW! A parallel, but integrated, treatment of Verilog and VHDL, the main hardware description languages used in industry today makes the core text available to a wider audience of students and instructor backgrounds.
· NEW! Examples are presented in both Verilog and VHDL.
· NEW! Practice Exercises, which provide feedback to the student, are stated generically, but answers are given in both languages.
· NEW! An introduction to SystemVerilog has been added to the text.
· REVISED! Problems at the end of the chapters have been revised, and are stated in terms of a generic HDL, enabling the instructor to choose the language being used by the students. Problem solutions are presented as fully worked versions in both languages.
· A parallel, but integrated, treatment of Verilog and VHDL, the main hardware description languages used in industry today makes the core text available to a wider audience of students and instructor backgrounds.
· Examples are presented in both Verilog and VHDL.
· An introduction to SystemVerilog has been added to the text.
· Problems at the end of the chapters have been revised, and are stated in terms of a generic HDL, enabling the instructor to choose the language being used by the students.
o Bi-lingual solution manual (Verilog and VHDL)
· Practice Exercises, which provide feedback to the student, are stated generically, but answers are given in both languages.
1 Digital Systems and Binary Numbers
1.1 Digital Systems
1.2 Binary Numbers
1.3 Number-Base Conversions
1.4 Octal and Hexadecimal Numbers
1.5 Complements of Numbers
1.6 Signed Binary Numbers
1.7 Binary Codes
1.8 Binary Storage and Registers
1.9 Binary Logic
2 Boolean Algebra and Logic Gates
2.2 Basic Definitions
2.3 Axiomatic Definition of Boolean Algebra
2.4 Basic Theorems and Properties of Boolean Algebra
2.5 Boolean Functions
2.6 Canonical and Standard Forms
2.7 Other Logic Operations
2.8 Digital Logic Gates
2.9 Integrated Circuits
3 Gate-Level Minimization
3.2 The Map Method
3.3 Four-Variable K-Map
3.4 Product-of-Sums Simplification
3.5 Don’t-Care Conditions
3.6 NAND and NOR Implementation
3.7 Other Two-Level Implementations
3.8 Exclusive-OR Function
3.9 Hardware Description Languages (HDLs)
4 Combinational Logic
4.2 Combinational Circuits
4.3 Analysis of Combinational Circuits
4.4 Design Procedure
4.5 Binary Adder—Subtractor
4.6 Decimal Adder
4.7 Binary Multiplier
4.8 Magnitude Comparator
4.12 HDL Models of Combinational Circuits
5 Synchronous Sequential Logic
5.2 Sequential Circuits
5.3 Storage Elements: Latches
5.4 Storage Elements: Flip-Flops
5.5 Analysis of Clocked Sequential Circuits
5.6 Synthesizable HDL Models of Sequential Circuits
5.7 State Reduction and Assignment
5.8 Design Procedure
6 Registers and Counters
6.2 Shift Registers
6.3 Ripple Counters
6.4 Synchronous Counters
6.5 Other Counters
6.6 HDL Models of Registers and Counters
7 Memory and Programmable Logic
7.2 Random-Access Memory
7.3 Memory Decoding
7.4 Error Detection and Correction
7.5 Read-Only Memory
7.6 Programmable Logic Array
7.7 Programmable Array Logic
7.8 Sequential Programmable Devices
8 Design at the Register Transfer Level
8.2 Register Transfer Level (RTL) Notation
8.3 RTL descriptions VERILOG (Edge- and Level-Sensitive Behaviors)
8.4 Algorithmic State Machines (ASMs)
8.5 Design Example (ASMD Chart)
8.6 HDL Description of Design Example
8.7 Sequential Binary Multiplier
8.8 Control Logic
8.9 HDL Description of Binary Multiplier
8.10 Design with Multiplexers
8.11 Race-Free Design (Software Race Conditions)
8.12 Latch-Free Design (Why Waste Silicon?)
8.13 System Verilog–An Introduction
9 Laboratory Experiments with Standard ICs and FPGAs
9.1 Introduction t
M. Morris Mano is an Emeritus Professor of Computer Engineering at the California State University, Los Angeles. His notable works include the Mano Machine, i.e. a theoretical computer that contains a central processing unit, random access memory, and an input-output bus. M. Morris Mano has authored numerous books in the area of digital circuits that are known for teaching the basic concepts of digital logic circuits in a clear, accessible manner. His books for the introductory digital design course, Logic and Computer Design Fundamentals and Digital Design, continue to be two of the most widely used texts around the world.
Michael Ciletti is an Emeritus Professor of Electrical and Computer Engineering at the University of Colorado, Colorado Springs. An early advocate of including HDL-based design methodology in the curriculum, he pioneered and developed the offering of several courses using Verilog, VHDL, FPGAs and standard cell based hardware implementations for design, testing, and synthesis of VLSI devices. His consulting work has ranged from processor design to providing expert witness testimony in cases involving HDLs. He has developed and presented courses for industry in The United States, Asia, and Europe. His widely-adopted textbooks have promoted the use of the now-standard Verilog HDL and encouraged adoption of HDL-based design practice in logic design and computer science curricula. Ciletti resides in Colorado Springs, CO, where he pursues a strong interest in landscape photography.